View CAT93C46RLI-G_4691360.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CAT93C46R 1 kb Microwire Serial EEPROM
Description
The CAT93C46R is a 1 kb CMOS Serial EEPROM device which is organized as either 64 registers of 16 bits or 128 registers of 8 bits, as determined by the state of the ORG pin. The CAT93C46R features sequential read and self-timed internal write with auto-clear. On-chip Power-On Reset circuitry protects the internal logic against powering up in the wrong state. In contrast to the CAT93C46, the CAT93C46R features an internal instruction clock counter which provides improved noise immunity for Write/Erase commands.
Features
http://onsemi.com
PDIP-8 L SUFFIX CASE 646AA
TSSOP-8 Y SUFFIX CASE 948AL
* * * * * * * * * * * *
High Speed Operation: 4 MHz @ 5 V, 2 MHz @ 1.8 V 1.8 V to 5.5 V Supply Voltage Range Selectable x8 or x16 Memory Organization Sequential Read Software Write Protection Power-up Inadvertant Write Protection Low Power CMOS Technology 1,000,000 Program/Erase Cycles 100 Year Data Retention Industrial Temperature Range 8-pin PDIP, SOIC, TSSOP and 8-pad TDFN Packages This Device is Pb-Free, Halogen Free/BFR Free and RoHS Compliant*
VCC
SOIC-8 V SUFFIX CASE 751BD
SOIC-8 X SUFFIX CASE 751BE
TDFN-8 VP2 SUFFIX CASE 511AK
PIN CONFIGURATIONS
CS SK DI DO 1 VCC NC NC VCC ORG CS SK GND 1 ORG GND DO DI
PDIP (L), SOIC (V, X), TSSOP (Y), TDFN (VP2) (Top Views)
SOIC (W)
PIN FUNCTION
Pin Name Function Chip Select Clock Input Serial Data Input Serial Data Output Power Supply Ground Memory Organization No Connection CS
ORG CS SK DI CAT93C46R DO
SK DI DO VCC
GND
GND ORG NC
Figure 1. Functional Symbol
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
Note: When the ORG pin is connected to VCC, the x16 organization is selected. When it is connected to ground, the x8 pin is selected. If the ORG pin is left unconnected, then an internal pull-up device will select the x16 organization.
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.
(c) Semiconductor Components Industries, LLC, 2009
October, 2009 - Rev. 7
1
Publication Order Number: CAT93C46R/D
CAT93C46R
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameter Storage Temperature Voltage on Any Pin with Respect to Ground (Note 1) Value -65 to +150 -0.5 to +6.5 Units C V
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. The DC input voltage on any pin should not be lower than -0.5 V or higher than VCC + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than VCC + 1.5 V, for periods of less than 20 ns.
Table 2. RELIABILITY CHARACTERISTICS (Note 2)
Symbol NEND (Note 3) TDR Endurance Data Retention Parameter Min 1,000,000 100 Units Program / Erase Cycles Years
2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods. 3. Block Mode, VCC = 5 V, TA = 25C
Table 3. D.C. OPERATING CHARACTERISTICS (VCC = +1.8 V to +5.5 V, unless otherwise specified.)
Symbol ICC1 ICC2 ISB1 ISB2 ILI ILO VIL1 VIH1 VIL2 VIH2 VOL1 VOH1 VOL2 VOH2 Parameter Power Supply Current (Write) Power Supply Current (Read) Power Supply Current (Standby) (x8 Mode) Power Supply Current (Standby) (x16 Mode) Input Leakage Current Output Leakage Current (Including ORG pin) Input Low Voltage Input High Voltage Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Output Low Voltage Output High Voltage Test Conditions fSK = 1 MHz VCC = 5.0 V fSK = 1 MHz VCC = 5.0 V CS = 0 V ORG = GND CS = 0 V ORG = Float or VCC VIN = 0 V to VCC VOUT = 0 V to VCC, CS = 0 V 4.5 V v VCC < 5.5 V 4.5 V v VCC < 5.5 V 1.8 V v VCC < 4.5 V 1.8 V v VCC < 4.5 V 4.5 V v VCC < 5.5 V IOL = 2.1 mA 4.5 V v VCC < 5.5 V IOH = -400 mA 1.8 V v VCC < 4.5 V IOL = 1 mA 1.8 V v VCC < 4.5 V IOH = -100 mA VCC - 0.2 2.4 0.2 -0.1 2 0 VCC x 0.7 Min Max 1 500 10 10 2 2 0.8 VCC + 1 VCC x 0.2 VCC + 1 0.4 Units mA mA mA mA mA mA V V V V V V V V
http://onsemi.com
2
CAT93C46R
Table 4. PIN CAPACITANCE
Symbol COUT (Note 4) CIN (Note 4) Test Output Capacitance (DO) Input Capacitance (CS, SK, DI, ORG) Conditions VOUT = 0 V VIN = 0 V Min Typ Max 5 5 Units pF pF
4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.
Table 5. A.C. CHARACTERISTICS (Note 5)
VCC = 1.8 V - 5.5 V Symbol tCSS tCSH tDIS tDIH tPD1 tPD0 tHZ (Note 6) tEW tCSMIN tSKHI tSKLOW tSV SKMAX CS Setup Time CS Hold Time DI Setup Time DI Hold Time Output Delay to 1 Output Delay to 0 Output Delay to High-Z Program/Erase Pulse Width Minimum CS Low Time Minimum SK High Time Minimum SK Low Time Output Delay to Status Valid Maximum Clock Frequency DC 0.25 0.25 0.25 0.25 2 DC Parameter Min 50 0 100 100 0.25 0.25 100 5 0.1 0.1 0.1 0.1 4 Max VCC = 4.5 V - 5.5 V Min 50 0 50 50 0.1 0.1 100 5 Max Units ns ns ns ns ms ms ns ms ms ms ms ms MHz
5. Test conditions according to "A.C. Test Conditions" table. 6. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.
Table 6. POWER-UP TIMING (Notes 4 and 7)
Symbol tPUR tPUW Power-up to Read Operation Power-up to Write Operation Parameter Max 1 1 Units ms ms
7. tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
Table 7. A.C. TEST CONDITIONS
Input Rise and Fall Times Input Pulse Voltages Timing Reference Voltages Input Pulse Voltages Timing Reference Voltages Output Load v 50 ns 0.4 V to 2.4 V 0.8 V, 2.0 V 0.2 VCC to 0.7 VCC 0.5 VCC 4.5 V v VCC v 5.5 V 4.5 V v VCC v 5.5 V 1.8 V v VCC v 4.5 V 1.8 V v VCC v 4.5 V
Current Source IOLmax/IOHmax; CL = 100 pF
http://onsemi.com
3
CAT93C46R
Table 8. INSTRUCTION SET
Address Instruction READ ERASE WRITE EWEN EWDS ERAL WRAL Start Bit 1 1 1 1 1 1 1 Opcode 10 11 01 00 00 00 00 x8 A6-A0 A6-A0 A6-A0 11XXXXX 00XXXXX 10XXXXX 01XXXXX x16 A5-A0 A5-A0 A5-A0 11XXXX 00XXXX 10XXXX 01XXXX D7-D0 D15-D0 D7-D0 D15-D0 x8 Data x16 Comments Read Address AN-A0 Clear Address AN-A0 Write Address AN-A0 Write Enable Write Disable Clear All Addresses Write All Addresses
Device Operation The CAT93C46R is a 1024-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C46R can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 9-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 10-bit instructions control the reading, writing and erase operations of the device. The CAT93C46R operates on a single power supply and will generate on chip the high voltage required during any write operation. Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation. The ready/busy status can be determined after the start of a write operation by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the rising edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The Ready/Busy flag can be disabled only in Ready state; no change is allowed in Busy state. The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 6-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organization).
Read
Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C46R will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tPD0 or tPD1).
Sequential Read
After the 1st data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the CAT93C46R will automatically increment to the next address and shift out the next data word. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches the end of the address space, then loops back to address 0. In the sequential Read mode, only the initial data word is preceeded by a dummy zero bit; all subsequent data words will follow without a dummy zero bit.
Erase/Write Enable and Disable
The CAT93C46R powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46R write and erase instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status.
http://onsemi.com
4
CAT93C46R
tSKHI SK tDIS DI tCSS CS tDIS DO tPD0, tPD1 DATA VALID tCSMIN VALID VALID tDIH tSKLOW tCSH
Figure 2. Synchronous Data Timing
SK tCSMIN CS AN DI 1 1 0 tHZ 0 DN DN-1 D1 D0 HIGH-Z AN-1 A0 STANDBY
DO
HIGH-Z
tPD0
Figure 3. Read Instruction Timing
SK 1 CS AN DI 1 1 0 AN-1 A0 Don't Care 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DO
HIGH-Z
Dummy 0
D15...D0 or D7...D0
Address + 1 D15...D0 or D7...D0
Address + 2 D15...D0 or D7...D0
Address + n D15... or D7...
Figure 4. Sequential Read Instruction Timing
http://onsemi.com
5
CAT93C46R
SK
CS
STANDBY
DI
1
0
0
* * ENABLE = 11 DISABLE = 00
Figure 5. EWEN/EWDS Instruction Timing Write
After receiving a WRITE command, address and the data, the CS (Chip Select) pin must be deselected for a minimum of tCSMIN (See Design Note for details). The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46R can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.
Erase
edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46R can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.
Write All
Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of tCSMIN after the proper number of clock pulses (See Design Note). The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46R can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.
Erase All
Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of tCSMIN. The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46R can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.
Design Note
Upon receiving an ERAL command, the CS (Chip Select) pin must be deselected for a minimum of tCSMIN. The falling
SK
With CAT93C46R, after the last data bit has been sampled, Chip Select (CS) must be brought Low before the next rising edge of the clock (SK) in order to start the self-timed high voltage cycle. This is important because if the CS is brought low before or after this specific frame window, the addressed location will not be programmed or erased.
tCS MIN CS AN DI 1 0 1 tSV DO HIGH-Z tEW BUSY READY tHZ HIGH-Z AN-1 A0 DN D0 STATUS VERIFY STANDBY
Figure 6. Write Instruction Timing
http://onsemi.com
6
CAT93C46R
SK
CS AN DI 1 1 1 tSV DO HIGH-Z tEW AN-1 A0
STATUS VERIFY tCS MIN
STANDBY
tHZ BUSY READY HIGH-Z
Figure 7. Erase Instruction Timing
SK
CS
STATUS VERIFY tCS MIN
STANDBY
DI
1
0
0
1
0 tSV tHZ BUSY tEW READY HIGH-Z
DO
HIGH-Z
Figure 8. ERAL Instruction Timing
SK
CS
STATUS VERIFY tCS MIN
STANDBY
DI
1
0
0
0
1
DN
D0 tSV tHZ BUSY tEW READY HIGH-Z
DO
Figure 9. WRAL Instruction Timing
http://onsemi.com
7
CAT93C46R
PACKAGE DIMENSIONS
PDIP-8, 300 mils CASE 646AA-01 ISSUE A
SYMBOL A A1 A2 b E1 b2 c D E E1 e eB PIN # 1 IDENTIFICATION D L 7.87 2.92 3.30 0.38 2.92 0.36 1.14 0.20 9.02 7.62 6.10 3.30 0.46 1.52 0.25 9.27 7.87 6.35 2.54 BSC 10.92 3.80 4.95 0.56 1.78 0.36 10.16 8.25 7.11 MIN NOM MAX 5.33
TOP VIEW E
A
A2
A1 b2 L c
e SIDE VIEW Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC MS-001.
b
eB
END VIEW
http://onsemi.com
8
CAT93C46R
PACKAGE DIMENSIONS
SOIC 8, 150 mils CASE 751BD-01 ISSUE O
SYMBOL A A1 b c E1 E D E E1 e h L PIN # 1 IDENTIFICATION TOP VIEW 0.25 0.40 MIN 1.35 0.10 0.33 0.19 4.80 5.80 3.80 1.27 BSC 0.50 1.27 NOM MAX 1.75 0.25 0.51 0.25 5.00 6.20 4.00
0
8
D
h
A1
A
c e SIDE VIEW b L END VIEW
Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MS-012.
http://onsemi.com
9
CAT93C46R
PACKAGE DIMENSIONS
SOIC-8, 208 mils CASE 751BE-01 ISSUE O
SYMBOL A A1 b c E1 E D E E1 e L
MIN
NOM
MAX 2.03
0.05 0.36 0.19 5.13 7.75 5.13 1.27 BSC 0.51
0.25 0.48 0.25 5.33 8.26 5.38 0.76
PIN#1 IDENTIFICATION TOP VIEW
0
8
D
A
q
e
b
A1
L
c END VIEW
SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with EIAJ EDR-7320.
http://onsemi.com
10
CAT93C46R
PACKAGE DIMENSIONS
TSSOP8, 4.4x3 CASE 948AL-01 ISSUE O
b
SYMBOL
A A1 A2 b E1 E c D E E1 e L L1
MIN
0.05 0.80 0.19 0.09 2.90 6.30 4.30
NOM
MAX
1.20 0.15
0.90
1.05 0.30 0.20
3.00 6.40 4.40 0.65 BSC 1.00 REF
3.10 6.50 4.50
0.50
0.60
0.75
e
0
8
TOP VIEW D
A2
A
q1
c
A1 SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MO-153.
L1 END VIEW
L
http://onsemi.com
11
CAT93C46R
PACKAGE DIMENSIONS
TDFN8, 2x3 CASE 511AK-01 ISSUE A
D A e b
E
E2 PIN#1 IDENTIFICATION
A1 PIN#1 INDEX AREA D2 L
TOP VIEW
SIDE VIEW
BOTTOM VIEW
SYMBOL A A1 A2 A3 b D D2 E E2 e L
MIN 0.70 0.00 0.45 0.20 1.90 1.30 2.90 1.20 0.20
NOM 0.75 0.02 0.55 0.20 REF 0.25 2.00 1.40 3.00 1.30 0.50 TYP 0.30
MAX 0.80 0.05 0.65 0.30 2.10 1.50 3.10 1.40 0.40 FRONT VIEW A2 A3
Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC MO-229.
http://onsemi.com
12
CAT93C46R
Example of Ordering Information (Note 8)
Prefix CAT Device # 93C46R Suffix V I -G T3
Company ID (Optional) Product Number 93C46R
Temperature Range I = Industrial (-40C to +85C)
Lead Finish G: NiPdAu Blank: Matte-Tin
Tape & Reel (Note 14) T: Tape & Reel 2: 2,000 Units / Reel (Note 11) 3: 3,000 Units / Reel
Package L: PDIP V: SOIC, JEDEC W: SOIC, JEDEC X: SOIC, EIAJ (Note 11) Y: TSSOP VP2: TDFN (2 x 3 mm)
ORDERING INFORMATION
Orderable Part Numbers
CAT93C46RLI-G CAT93C46RVI-GT3 CAT93C46RWI-GT3 CAT93C46RXI-T2 CAT93C46RYI-GT3 CAT93C46RVP2IGT3 (Note 13) 8. The device used in the above example is a CAT93C46RVI-GT3 (SOIC, Industrial Temperature, NiPdAu, Tape & Reel). 9. All packages are RoHS-compliant (Lead-free, Halogen-free). 10. The standard lead finish is NiPdAu. 11. For SOIC, EIAJ (X) package the standard lead finish is Matte-Tin. This package is available in 2,000 pcs/reel, i.e. CAT93C46RXI-T2. 12. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office. 13. Part number is not exactly the same as the "Example of Ordering Information" shown above. For this part number there is NO hyphen in the orderable part number. 14. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative
http://onsemi.com
13
CAT93C46R/D

▲Up To Search▲

Price & Availability of CAT93C46RLI-G

	To Download CAT93C46RLI-G Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .